# **Refine Search**

#### Search Results -

Terms	Documents
hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and	
register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)	

Database:

Database:

Database:

Database:

Database:

Database:

Database:

Database:

Database:

Do Abstracts Database

JPO Abstracts Database

Derwent World Patents Index

IBM Technical Disclosure Bulletins

Description:

Refine Search:

Refine Search

### Search History

DATE: Saturday, May 28, 2005 Printable Copy Create Case

side by	Query	<u>Hit</u> Count	Set Name result
side	TODO DILID VEG OD ADI		set
DB=	TDBD; PLUR=YES; OP=ADJ		
<u>L11</u>	hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)	0	<u>L11</u>
DB=	EDWPI; PLUR=YES; OP=ADJ		
<u>L10</u>	hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)	0	<u>L10</u>
DB=	JPAB; PLUR=YES; OP=ADJ		
<u>L9</u>	hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)	0	<u>L9</u>
DB=	EPAB; PLUR=YES; OP=ADJ		
<u>L8</u>	hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)	0	<u>L8</u>
DB =	USOC; PLUR=YES; OP=ADJ		

<u>L7</u>	hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)	0	<u>L7</u>
DB=	FPGPB; PLUR=YES; OP=ADJ		
<u>L6</u>	hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)	4	<u>L6</u>
DB=	=USPT; PLUR=YES; OP=ADJ		
<u>L5</u>	L4 and 12	3	<u>L5</u>
<u>L4</u>	717/116,118,134,135,136,137,139,140148,165.ccls.	827	<u>L4</u>
<u>L3</u>	L2 and (conver\$ or translat\$) near9 (stack\$ near4 register\$)	3	<u>L3</u>
<u>L2</u>	L1 and stack\$ and register\$	20	<u>L2</u>
L1	hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)	38	L1

## END OF SEARCH HISTORY



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

hardware accelerator and cpu and java and byte code and reig



### THE ACM DIG TAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used hardware accelerator and cpu and java and byte code and reigester and stack

Found 17,991 of 155,867

Sort results by

relevance Display

Save results to a Binder ? Search Tips

Try an Advanced Search Try this search in The ACM Guide

expanded form results

Open results in a new window

Results 1 - 20 of 200 Result page: **1**  $\frac{2}{3}$   $\frac{3}{4}$   $\frac{5}{5}$   $\frac{6}{5}$   $\frac{7}{8}$   $\frac{8}{9}$   $\frac{10}{10}$ 

Best 200 shown Relevance scale

Improving Java performance using hardware translation Ramesh Radhakrishnan, Ravi Bhargava, Lizy K. John June 2001 Proceedings of the 15th international conference on Supercomputing

Full text available: pdf(254.91 KB)

Additional Information: full citation, abstract, references, citings, index terms

State of the art Java Virtual Machines with Just-In-Time (JIT) compilers make use of advanced compiler techniques, run-time profiling and adaptive compilation to improve performance. However, these techniques for alleviating performance bottlenecks are more effective in long running workloads, such as server applications. Short running Java programs, or client workloads, spend a large fraction of their execution time in compilation instead of useful execution when run using JIT compilers. In ...

2 Special session on reconfigurable computing: The happy marriage of architecture and application in next-generation reconfigurable systems



Ingrid Verbauwhede, Patrick Schaumont

April 2004 Proceedings of the 1st conference on Computing frontiers

Full text available: Republic pdf(398,28 KB) Additional Information: full citation, abstract, references, index terms

New applications and standards are first conceived only for functional correctness and without concerns for the target architecture. The next challenge is to map them onto an architecture. Embedding such applications in a portable, low-energy context is the art of molding it onto an energy-efficient target architecture combined with an energy efficient execution. With a reconfigurable architecture, this task becomes a two-way process where the architecture adapts to the application and vice-vers ...

**Keywords:** embedded, real-time systems

3 Energy efficiency in system design: Energy savings through compression in embedded Java environments



G. Chen, M. Kandemir, N. Vijaykrjshnan, M. J. Irwin, W. Wolf

May 2002 Proceedings of the tenth international symposium on Hardware/software codesign

Full text available: pdf(621.08 KB)

Additional Information: full citation, abstract, references, citings, index lerms